This listing of claims will replace all prior versions, and listings, of claims in

the application:

1. (Currently Amended) A system, comprising:

a first processor;

a second processor coupled to the first processor, the second processor having a

core and comprising stack storage residing in the core;

memory coupled to, and shared by, the first and second processors; and

a synchronization unit coupled to the first and second processors, said

synchronization unit synchronizes the execution of the first and second

processors;

wherein the second processor executes stack-based instructions while the first

processor executes one or more tasks wherein the first processor

manages the memory via an operating system that executes only on the

first processor and the first processor executes a virtual machine that

controls the execution of a program on the second processor; and

wherein the first processor executes a transaction targeting a pre-determined

address and the synchronization unit detects said pre-determined address

and asserts a wait signal to cause said first processor to enter a reduced

power or reduced performance mode.

177397 01/1962 05423 Page 4 of 12

Appl. No. 10/631,939

Amdt. dated June 23, 2006

Reply to Office Action of December 23, 2005

2. (Original) The system of claim 1 wherein the second processor comprises an

internal data memory that holds a contiguous block of memory defined by an address

stored in a register, and wherein local variables are stored in said data memory.

3. (Currently Amended) The system of claim 2 wherein the second processor

executes methods and wherein when a new method is called by the second processor,

the local variables associated with the called method use data cache memory space

marked as valid and previously used by local variables associated with completed

methods, said data cache memory space marked as valid thereby avoiding without

generating a cache miss upon said local variables associated with the called method

using said data cache memory space.

4. (Canceled).

5. (Original) The system of claim 1 wherein the stack-based instructions comprise

Java bytecodes and the first processor comprises a RISC processor so that the RISC

processor executes one or more tasks while the second processor executes Java code.

6. (Original) The system of claim 1 further including a main stack residing outside

the second processor's core and coupled to the stack storage in the second processor's

core.

Page 5 of 12

177397 01/1962 05423

7. (Original) The system of claim 6 wherein the stack storage in the second processor's core provides an operand to execute a stack-based instruction in the second processor.

8.-9. (Canceled)

- 10. (Currently Amended) A method, comprising:
 - synchronizing the execution of first and second processors, the second processor having a core and comprising stack storage residing in the core, wherein synchronizing comprises detecting that the first processor is executing a transaction targeting a pre-determined address and asserting a wait signal to cause said first processor to enter a reduced power or reduced performance mode;
 - executing stack-based instructions in the second processor while the first processor executes one or more tasks;
 - executing an operating system on the first processor and not on the second processor;
 - executing a virtual machine on the first processor that controls the execution of a program on the second processor, and
 - the first processor managing memory accessible to both the first and second processors via the operating system.

Appl. No. 10/631,939

Amdt. dated June 23, 2006

Reply to Office Action of December 23, 2005

11. (Original) The method of claim 10 further including storing local variables in an

internal data memory in the second processor, the internal data memory configured to

store a contiguous block of memory defined by an address stored in a register.

12. (Currently Amended) The method of claim 11 further including executing

methods on the second processor and wherein when a new method is called by the

second processor, using, for the local variables associated with the called method, data

cache memory space marked as valid and previously used by local variables associated

with completed methods without thereby avoiding generating a miss

13. (Canceled).

14. (Original) The method of claim 11 further comprising providing a main stack

residing outside the second processor's core and providing an operand from the stack

storage in the second processor's core and executing a stack-based instruction in the

second processor using the operand.

15.-16. (Canceled)

17. (Original) A system, comprising:

a first processor;

Page 7 of 12

177397 01/1962 05423

Appl. No. 10/631,939

Amdt. dated June 23, 2006

Reply to Office Action of December 23, 2005

a second processor coupled to the first processor, the second processor having a

core and comprising stack storage residing in the core and having an

internal data memory that holds a contiguous block of memory defined by

an address stored in a register, and wherein local variables are stored in

said data memory; and

memory coupled to, and shared by, the first and second processors;

wherein the second processor executes stack-based instructions while the first

processor executes one or more tasks wherein the first processor

manages the memory via an operating system that executes only on the

first processor and the first processor executes a virtual machine that

controls the execution of a program on the second processor.

18. (Original) The system of claim 17 further comprising a synchronization unit coupled

to the first and second processors, said synchronization unit synchronizes the execution

of the first and second processors.

19. (Currently Amended) The system of claim 17 wherein the second processor

executes methods and wherein when a new method is called by the second processor,

the local variables associated with the called method use data cache memory space

marked as valid and previously used by local variables associated with completed

methods thereby avoiding without-generating a miss.

Page 8 of 12

177397 01/1962 05423

Appl. No. 10/631,939 Amdt. dated June 23, 2006 Reply to Office Action of December 23, 2005

20. (New) The system of claim 1 wherein a clock internal to the first processor is disabled thereby effectuating the reduced power or reduced performance mode.